SendTech Times
BREAKING

#chips semiconductors

12 articles
Ciena's $50 Billion AI Network Target Puts Optical Capacity on the Hyperscaler Clock
Chips & SemiconductorsNews
CAPACITY TEST:

Ciena's $50 Billion AI Network Target Puts Optical Capacity on the Hyperscaler Clock

Ciena says AI demand could roughly double its addressable market to about $50 billion by 2029 as hyperscalers and service providers invest in optical networking. It cited RLS Hyper Rail, DCOM, coherent modules and 400G/800G pluggable optics as demand areas while planning $250 million to $275 million in capex this year. The practical test is whether AI compute buildouts convert into durable network orders.

June 7, 2026Read More →
Warren Hearing Request Puts Nvidia China Chip Sales Under Export-Control Scrutiny
Chips & SemiconductorsNews
CAPACITY TEST:

Warren Hearing Request Puts Nvidia China Chip Sales Under Export-Control Scrutiny

Sen. Elizabeth Warren invited Nvidia CEO Jensen Huang to testify before the Senate Banking Committee on June 11 over China chip sales and export controls. The request focuses on Nvidia's views on U.S. export control laws and its business in China as lawmakers scrutinize advanced AI chip flows. The next signal is whether Huang appears and gives senators enough detail on Nvidia's China strategy and national-security posture.

June 5, 2026Read More →
AMD Server CPU Share Hits 33.2% as AI Server Demand Lifts the Segment
Chips & SemiconductorsNews
CAPACITY TEST:

AMD Server CPU Share Hits 33.2% as AI Server Demand Lifts the Segment

AMD reached 33.2 percent of the server CPU market in the first quarter of 2026 as overall x86 processor shipments fell by more than six percent. Server CPU unit shipments rose by more than 10 percent from a year earlier, while Intel still held roughly two-thirds of the server CPU market. The next signal is whether AI server demand keeps server processors stronger than the wider PC and client CPU cycle.

June 5, 2026Read More →
Marvell Teralynx T100 Puts AI Data-Center Switching Into the Chip Race
Chips & SemiconductorsNews
CAPACITY TEST:

Marvell Teralynx T100 Puts AI Data-Center Switching Into the Chip Race

Marvell announced planned availability of its Teralynx T100 switch chip for AI training and inference infrastructure. The 102.4 Tbps chip is built on a 3nm process, supports up to a 512-port radix and is claimed to use 25 percent lower power than competitive solutions. The practical test is whether data-center customers use lower-power, high-radix switching to ease latency and power constraints in larger AI clusters.

June 4, 2026Read More →
Intel Xeon 6+ Launch Puts CPU Supply on the AI Infrastructure Watchlist
Chips & SemiconductorsNews
CAPACITY TEST:

Intel Xeon 6+ Launch Puts CPU Supply on the AI Infrastructure Watchlist

Intel launched Xeon 6+ "Clearwater Forest" at Computex 2026 for scale-out data center workloads. The processor tops out at 288 Darkmont E-cores per socket, 576MB of L3 cache and compute tiles built on Intel 18A. The practical test is whether constrained CPU allocation becomes a larger bottleneck for agentic AI data center deployments.

June 3, 2026Read More →
Nvidia's RTX Spark Turns AI PCs Into the Next Chip Battleground
Chips & SemiconductorsNews
CAPACITY TEST:

Nvidia's RTX Spark Turns AI PCs Into the Next Chip Battleground

Nvidia is entering the AI PC market with RTX Spark, a MediaTek-linked SoC that combines Blackwell GPU technology with a CPU on a single chip. The move shifts Nvidia's AI strategy closer to edge devices, where agentic AI could run locally instead of relying only on cloud infrastructure. Analysts cited in the source said the PC opportunity is still small compared with Nvidia's data center and networking businesses.

June 3, 2026Read More →
Huawei's Tau scaling puts architecture at the center of China's AI-chip push
Chips & SemiconductorsNews
CAPACITY TEST:

Huawei's Tau scaling puts architecture at the center of China's AI-chip push

Huawei proposed Tau scaling, a framework focused on shorter signal paths rather than only smaller transistors. LogicFolding is planned for Kirin chips in fall and winter 2026, with Huawei claiming a density jump to 238 million transistors per square millimeter. The test is whether architecture-led gains can be validated in commercial chips amid export-control limits on advanced tools.

June 1, 2026Read More →
FuriosaAI and Broadcom Target the Next Layer of AI Inference Infrastructure
Chips & SemiconductorsNews
CAPACITY TEST:

FuriosaAI and Broadcom Target the Next Layer of AI Inference Infrastructure

FuriosaAI said it will work with Broadcom on a next-generation AI inference platform built around its TCP architecture and Broadcom networking and packaging technologies. The planned third-generation accelerator will use a 2-nanometer compute die, HBM4/HBM4E memory and multi-die packaging, with sampling planned for the first half of 2028. The deal points to AI infrastructure competition shifting from single-chip performance toward memory, networking, power efficiency and rack-level system design.

June 1, 2026Read More →
Tencent’s Canghai V2 Chip Pushes Video Encoding Into Its Cloud Infrastructure Stack
Chips & SemiconductorsNews
CAPACITY TEST:

Tencent’s Canghai V2 Chip Pushes Video Encoding Into Its Cloud Infrastructure Stack

Tencent Cloud says its self-developed Canghai V2 video encoding chip has entered mass production after leading MSU hardware encoding benchmarks. The company is positioning the chip as a way to cut bandwidth and compute costs for AI video, live streaming and cloud media workloads. The next test is whether benchmark leadership turns into wider deployment across Tencent Cloud services and external customers.

June 1, 2026Read More →
Korean NPU Makers Target Inference Niches as Nvidia Dominance Deepens
Chips & SemiconductorsNews
CAPACITY TEST:

Korean NPU Makers Target Inference Niches as Nvidia Dominance Deepens

Executives from Rebellions, FuriosaAI and Mobilint said Korean NPU vendors see openings in inference, power efficiency and total cost despite Nvidia technical advantages. The panel highlighted Nvidia’s Groq deal, software ecosystems, interconnects and packaging as the main competitive barriers for domestic AI chip firms. Rebellions and FuriosaAI are focused on data-center inference, while Mobilint is positioning around edge and on-device AI where power and cost limits are tighter.

May 31, 2026Read More →
Huawei’s Kirin 9050 highlights 3D stacking and Tau Law ahead of the Mate 90 launch
Chips & SemiconductorsFunding
FUNDING GAP:

Huawei’s Kirin 9050 highlights 3D stacking and Tau Law ahead of the Mate 90 launch

Huawei plans to introduce the Kirin 9050 with the Mate 90 series this fall, with September 2026 indicated for the phone launch window. Reports tied to industry channels and an ISCAS 2026 conference presentation describe the chip as moving past Apple’s A18 while nearing first-generation 3nm-class density. The central issue is whether 3D IC stacking and Tau Law can deliver high-end results without relying on the most advanced EUV lithography tools.

May 31, 2026Read More →
Israel eyes Philippines as a key partner in 'Pax Silica' initiative
Chips & SemiconductorsNews
CAPACITY TEST:

Israel eyes Philippines as a key partner in 'Pax Silica' initiative

Israel’s ambassador to the Philippines said the country could be a key partner in the US-led Pax Silica initiative for AI and semiconductor supply chains. The proposed fit combines Philippine critical minerals, including nickel, with Israeli capabilities in AI, chip design and cybersecurity. Officials are also discussing a critical minerals memorandum, while a separate cybersecurity MOU is being finalized.

May 30, 2026Read More →